


INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : H01L	A2	(11) International Publication Number: WO 00/49643 (43) International Publication Date: 24 August 2000 (24.08.00)
(21) International Application Number: PCT/US00/03758 (22) International Filing Date: 14 February 2000 (14.02.00) (30) Priority Data: 09/250,590 16 February 1999 (16.02.99) US (71) Applicant: PHILIPS SEMICONDUCTOR, INC. [US/US]; Philips Silicon Valley Center, 1000 West Maude Avenue, Sunnyvale, CA 94086-2810 (US). (72) Inventor: LUTZE, Jeffrey; 1906 Adele Place, San Jose, CA 95125 (US). (74) Agent: CRAWFORD, Robert, J.; Crawford PLLC, Suite 390, 1270 Northland Drive, Saint Paul, MN 55120 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published <i>Without international search report and to be republished upon receipt of that report.</i>

(54) Title: SEMICONDUCTOR ARRANGEMENT WITH TRANSISTOR GATE INSULATOR**(57) Abstract**

According to one example embodiment, the present invention is directed to a semiconductor device, wherein the device includes a transistor having source and drain regions separated by a channel region. The device includes a gate formed over the channel region and formed over part of the source region and over part of the drain region. The device further includes an insulator region configured and arranged to insulate the gate from the channel region and from the source and drain regions. The insulator region has a first material arranged over the channel region and providing a high dielectric constant, and has a second material arranged over part of the source region and over part of the drain region and providing a significantly lower dielectric constant. By using insulator

materials having different dielectric constants, this embodiment not only meets the compact size requirements of higher-functioning devices, but also adequately insulates the gate and channel regions and improves the transistor performance.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

SEMICONDUCTOR ARRANGEMENT WITH TRANSISTOR GATE INSULATOR

Field of the Invention

5 The present invention relates generally to semiconductor devices and their fabrication and, more particularly, to semiconductor devices and their manufacture involving dielectrics used with transistors.

Background of the Invention

10 The electronics industry continues to rely upon advances in semiconductor technology to realize higher-functioning devices in more compact areas. For many applications, realizing higher-functioning devices requires integrating a large number of electronic devices into a single silicon wafer. In addition, many of the individual devices within the wafer are being manufactured with smaller physical dimensions. As
15 the number of electronic devices per given area of the silicon wafer increases, and as the size of the individual devices decreases, the manufacturing process becomes difficult.

 A large variety of semiconductor devices have been manufactured having various applications in numerous disciplines. Such silicon-based semiconductor
20 devices often include metal-oxide-semiconductor (MOS) transistors, such as p-channel MOS (PMOS), n-channel MOS (NMOS), complementary MOS (CMOS), bipolar complementary MOS (BiCMOS), and bipolar transistors.

 Each of these semiconductor devices generally includes a semiconductor substrate on which a number of active devices are formed. The particular structure of
25 a given active device can vary between device types. For example, in MOS transistors, an active device generally includes source and drain regions and a gate electrode which modulates current between the source and drain regions.

 As devices are scaled below 0.18 microns, gate insulator thicknesses reach the quantum mechanical regime. One gate insulator material used in this regime is silicon
30 dioxide. Current research indicates that silicon dioxide thicknesses of 20-25 angstroms will result in unacceptably large tunneling currents. To alleviate this problem, research has begun on alternatives to silicon dioxide that have larger dielectric constants. This

allows the use of thicker gate insulators, diminishing the gate tunneling current without reducing the gate capacitance. However, large capacitance is not desirable in the source-drain overlap regions of the gate because it increases the gate to source-drain, or overlap, capacitance and degrades transistor performance. The gate-to-drain
5 capacitance is particularly critical for transistor performance as it is amplified during switching due to the Miller effect.

Previous work on this problem has mostly focused on thickening the gate oxide over the source-drain region to reduce overlap capacitance. This provides only a modest reduction in overlap capacitance and creates stress in the gate.

10 With the demands for increasing the density of such MOS-based circuits continuing to escalate, there is an ongoing need to reduce the amount of real estate consumed by various aspects of the circuits and to minimize the complexities and deficiencies resulting from manufacturing processes.

15

Summary of the Invention

The present invention is directed to a transistor gate insulator material that not only meets the compact size requirements of higher-functioning devices but also adequately insulates the gate and channel regions and improves the transistor performance. The present invention is exemplified in a number of implementations and
20 applications, some of which are summarized below.

According to an example embodiment, the present invention is directed to a semiconductor device that includes a transistor comprising source and drain regions separated by a channel region. A gate is formed over the channel region, over part of the source region, and over part of the drain region. An insulator region is configured
25 and arranged to insulate the gate from the channel region and from the source and drain regions. The insulator region has a first material arranged substantially over the channel region and providing a high dielectric constant, and a second material arranged substantially over part of the source region and over part of the drain region and providing a significantly lower dielectric constant.

30

In another example embodiment, the present invention is directed to a method for manufacturing a semiconductor device. The device includes source and drain regions separated by a channel region, and an insulator region. The insulator region is

SEMICONDUCTOR ARRANGEMENT WITH TRANSISTOR GATE INSULATOR

Field of the Invention

5 The present invention relates generally to semiconductor devices and their fabrication and, more particularly, to semiconductor devices and their manufacture involving dielectrics used with transistors.

Background of the Invention

10 The electronics industry continues to rely upon advances in semiconductor technology to realize higher-functioning devices in more compact areas. For many applications, realizing higher-functioning devices requires integrating a large number of electronic devices into a single silicon wafer. In addition, many of the individual devices within the wafer are being manufactured with smaller physical dimensions. As
15 the number of electronic devices per given area of the silicon wafer increases, and as the size of the individual devices decreases, the manufacturing process becomes difficult.

 A large variety of semiconductor devices have been manufactured having various applications in numerous disciplines. Such silicon-based semiconductor
20 devices often include metal-oxide-semiconductor (MOS) transistors, such as p-channel MOS (PMOS), n-channel MOS (NMOS), complementary MOS (CMOS), bipolar complementary MOS (BiCMOS), and bipolar transistors.

 Each of these semiconductor devices generally includes a semiconductor substrate on which a number of active devices are formed. The particular structure of
25 a given active device can vary between device types. For example, in MOS transistors, an active device generally includes source and drain regions and a gate electrode which modulates current between the source and drain regions.

 As devices are scaled below 0.18 microns, gate insulator thicknesses reach the quantum mechanical regime. One gate insulator material used in this regime is silicon
30 dioxide. Current research indicates that silicon dioxide thicknesses of 20-25 angstroms will result in unacceptably large tunneling currents. To alleviate this problem, research has begun on alternatives to silicon dioxide that have larger dielectric constants. This

over-etched to form recesses at corners of the gate adjacent the source and drain regions. A second material is formed in the recesses.

In yet another example embodiment, a semiconductor device that includes a transistor having source and drain regions separated by a channel region is provided.

5 A gate is formed over the channel region, over part of the source region, and over part of the drain region. An insulator region is configured and arranged to insulate the gate from the channel region and from the source and drain regions. The insulator region has means, arranged over the channel region, for providing a high dielectric constant. The insulator region also has means, arranged over the part of the source region and
10 over the part of the drain region, for providing a significantly lower dielectric constant.

The above summary of the present invention is not intended to describe each illustrated embodiment or every implementation of the present invention. The figures and detailed description which follow more particularly exemplify these embodiments.

15 Brief Description of the Drawings

The invention may be more completely understood in consideration of the following detailed description in connection with the accompanying drawings, in which:

FIG. 1 is a cross-sectional view of a semiconductor device with an insulator
20 region adjacent to source, drain, channel, and gate regions, according to an example embodiment of the present invention;

FIG. 2 is a cross-sectional view of a semiconductor device with source, drain, and channel regions, a first insulator layer having a high dielectric constant, and a gate region formed over the insulator layer, according to another example embodiment of
25 the present invention;

FIG. 3 is a cross-sectional view of a semiconductor device wherein part of a first insulator layer having a high dielectric constant has been removed, according to another example embodiment of the present invention;

FIG. 4 is a cross-sectional view of a semiconductor device with a second
30 insulator layer having a low dielectric constant, according to yet another example embodiment of the present invention; and

FIG. 5 is a cross-sectional view of a semiconductor device wherein part of a second insulator layer having a low dielectric constant has been removed, according to still another example embodiment of the present invention.

While the invention is amenable to various modifications and alternative forms, certain specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

10

Detailed Description

The present invention is directed to using decreased gate insulator thicknesses while maintaining or improving transistor performance; and applicable, for example, where gate insulator thicknesses are reduced to 20-25 angstroms and where unacceptable large tunneling currents occur. The present invention has been found to be particularly advantageous for use in applications requiring small insulator thicknesses when using a combination of insulator materials such as silicon nitride, silicon dioxide, tantalum oxide, or fluorine-doped silicon oxide (SiOF). While the present invention is not necessarily limited to these materials, an appreciation of various aspects of the invention may be appreciated through a discussion of one or more examples using this context.

According to an example embodiment, the present invention is directed to a semiconductor device that has source and drain regions separated by a channel region. A gate is located over the channel region, over part of the source region, and over part of the drain region. An insulator region is positioned between the gate and the source, drain, and channel regions. The insulator region has a first material having a high dielectric constant arranged substantially over the channel region, and a second material having a low dielectric constant arranged substantially over part of the source region and part of the drain region. A notable advantage of this arrangement is that, in using an insulator layer comprising a combination of materials with different dielectric constants, the gate to channel capacitance remains high, reducing tunneling currents, and the overlap capacitance is reduced, improving the transistor performance.

The insulator material may be arranged with certain portions of the first or second material over respective portions of the source, drain, and channel regions. For instance, the first material may be arranged to overlap both the channel, source, and drain regions. The first material may also be arranged to overlap only the channel region. In addition, the second material may be arranged to overlap only the source and drain regions. The second material may also be arranged to overlap the channel, source, and drain regions.

FIG. 1 shows a transistor device 100, according to another example embodiment of the present invention. A gate 110 is arranged over source 140, drain 150, and channel 160 regions. Insulator layer 120 is located between the gate 110 and channel 160 region. An insulator layer 130 is located between the gate 110 and source 140 and channel 160 regions. Another insulator layer 130 is located between the gate 110 and drain 150 and channel 160 regions. The insulator layer 120 includes material having a high dielectric constant of between about 6 and about 25. The material in insulator layer 120 may include, for example, silicon nitride or tantalum oxide. The insulator layers 130 include material having a low dielectric constant of between about 2.5 and about 4. The material in insulator layers 130 may include, for example, silicon dioxide or SiOF.

In another example embodiment, the present invention includes a method for manufacturing a semiconductor device having source and drain regions separated by a channel region, and having an insulator region, as shown, for example, in FIGs. 2 - 5. FIG. 2 shows a cut-away view of a semiconductor device having a source region 230, a drain region 240, and a channel region 250. A first insulator layer 220 having a high dielectric constant is formed over the source, drain, and channel regions. A gate 210 is formed over the first insulator layer 220 and over the source 230, drain 240, and channel 250 regions. FIG. 3 shows another cut-away view wherein the first insulator layer 220 is over-etched to form recess areas 310 and 320 at corners of the gate 210 adjacent the source 230 and drain 240 regions. The recess areas may be formed using, for example, wet-etching, as used in manufacturing for isolation technologies such as poly-encapsulated local oxidation (PELOX). In an example PELOX process, isotropic etching is used to create a recess area by removing unprotected portions of a layer below a surface layer, resulting in lateral undercut of the layer below the surface area.

FIG. 4 shows yet another cut-away view wherein a second insulator layer 410 is formed over the source 230, drain 240, and gate 210 regions, and extends into the recess areas as shown in FIG. 3. The second insulator layer 410 may be formed, for example, by deposition or growth in the recess areas. FIG. 5 shows another cut-away view wherein the second insulator layer 410 is partially removed, leaving only that much material which about occupies the recess areas under the gate 210.

While the present invention has been described with reference to several particular example embodiments, those skilled in the art will recognize that many changes may be made thereto without departing from the spirit and scope of the present invention, which is set forth in the following claims.

What is claimed is:

- 1 1. A semiconductor device, comprising:
2 a transistor having source and drain regions (140, 150) separated by a channel
3 region (160), having a gate (110) formed over the channel region and formed over part
4 of the source region and over part of the drain region, and an insulator region (130)
5 configured and arranged to insulate the gate from the channel region and from the
6 source and drain regions; and
7 the insulator region having a first material (120) arranged over the channel
8 region to provide a high dielectric constant, and having a second material (130)
9 arranged over the part of the source region and over the part of the drain region to
10 provide a significantly lower dielectric constant.
- 1 2. A semiconductor device, according to claim 1, wherein the second material is
2 not arranged to overlap the channel region.
- 1 3. A semiconductor device, according to claim 1, wherein the first material is
2 further arranged to overlap respective portions of the source and drain regions.
- 1 4. A semiconductor device, according to claim 1, wherein the second material is
2 fluorine-doped silicon oxide.
- 1 5. A semiconductor device, according to claim 1, wherein the second material
2 includes silicon dioxide.
- 1 6. A semiconductor device, according to claim 1, wherein the first material is
2 silicon nitride.
- 1 7. A semiconductor device, according to claim 1, wherein the first material
2 includes tantalum oxide.

1 8. A semiconductor device, according to claim 1, wherein the second material is
2 configured and arranged to provide overlap capacitance that is reduced relative to the
3 first material being used.

1 9. A semiconductor device, according to claim 1, wherein the first material
2 includes nitride and the second material includes oxide.

1 10. A semiconductor device, according to claim 1, wherein the first insulator
2 material includes material with a dielectric constant of between about 6 and about 25.

1 11. A semiconductor device, according to claim 1, wherein the gate forms corners
2 adjacent the source and drain regions.

1 12. A semiconductor device, comprising:
2 a transistor having source and drain regions separated by a channel region,
3 having a gate formed over the channel region and formed over part of the source
4 region and over part of the drain region, and an insulator region configured and
5 arranged to insulate the gate from the channel region and from the source and drain
6 regions; and
7 the insulator region having means, arranged substantially over the channel
8 region, for providing a high dielectric constant, and having means, arranged
9 substantially over the source region and substantially over the drain region, for
10 providing a low dielectric constant.

1/2




FIG. 1




FIG. 2

2/2




FIG. 3




FIG. 4




FIG. 5

**(19) World Intellectual Property Organization
International Bureau**



(43) International Publication Date
24 August 2000 (24.08.2000)


PCT

(10) International Publication Number
WO 00/49643 A3

- | | |
|--|---|
| <p>(51) International Patent Classification⁷: H01L 29/51</p> <p>(21) International Application Number: PCT/US00/03758</p> <p>(22) International Filing Date: 14 February 2000 (14.02.2000)</p> <p>(25) Filing Language: English</p> <p>(26) Publication Language: English</p> <p>(30) Priority Data:
09/250,590 16 February 1999 (16.02.1999) US</p> <p>(71) Applicant: PHILIPS SEMICONDUCTOR, INC.
[US/US]; Philips Silicon Valley Center, 1000 West Maude Avenue, Sunnyvale, CA 94086-2810 (US).</p> <p>(72) Inventor: LUTZE, Jeffrey; 1906 Adele Place, San Jose, CA 95125 (US).</p> | <p>(74) Agent: CRAWFORD, Robert, J.; Crawford PLLC, Suite 390, 1270 Northland Drive, SAINT PAUL, MN 55120 (US).</p> <p>(81) Designated States (<i>national</i>): AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW.</p> <p>(84) Designated States (<i>regional</i>): ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> |
|--|---|

[Continued on next page]

- (54) Title: GATE INSULATOR COMPRISING HIGH AND LOW DIELECTRIC CONSTANT PARTS**



(57) Abstract: According to one example embodiment, the present invention is directed to a semiconductor device, wherein the device includes a transistor having source and drain regions separated by a channel region. The device includes a gate formed over the channel region and formed over part of the source region and over part of the drain region. The device further includes an insulator region configured and arranged to insulate the gate from the channel region and from the source and drain regions. The insulator region has

[Continued on next page]

WO 00/49643 A3

**Published:**

- *With international search report.*
- *Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(88) Date of publication of the international search report:

15 February 2001

a first material arranged over the channel region and providing a high dielectric constant, and has a second material arranged over part of the source region and over part of the drain region and providing a significantly lower dielectric constant. By using insulator materials having different dielectric constants, this embodiment not only meets the compact size requirements of higher-functioning devices, but also adequately insulates the gate and channel regions and improves the transistor performance.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/03758

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L29/51

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 04, 30 April 1999 (1999-04-30) -& JP 11 003990 A (SONY CORP), 6 January 1999 (1999-01-06) abstract paragraphs '0016!-'0032!; figure 1 paragraphs '0053!-'0057!; figure 11 paragraphs '0061!-'0092!; figures 13-17 paragraphs '0047!, '0048!; figure 9	1-12
X	PATENT ABSTRACTS OF JAPAN vol. 015, no. 098 (E-1042), 8 March 1991 (1991-03-08) -& JP 02 307271 A (MITSUBISHI ELECTRIC CORP), 20 December 1990 (1990-12-20) abstract; figures 1-4 -/--	1-3, 5, 6, 8-12

☒ Further documents are listed in the continuation of box C.

☐ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

13 December 2000

Date of mailing of the international search report

20/12/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Gélébart, J

INTERNATIONAL SEARCH REPORT

Intern. Appl. No.

PCT/US 00/03758

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	<p>PATENT ABSTRACTS OF JAPAN vol. 007, no. 178 (E-191), 6 August 1983 (1983-08-06) -& JP 58 084462 A (TOKYO SHIBAURA DENKI KK), 20 May 1983 (1983-05-20) abstract; figures 1-3</p>	<p>1,3,5,6, 8-12</p>

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internal Application No

PCT/US 00/03758

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 11003990 A	06-01-1999	NONE	
JP 02307271 A	20-12-1990	NONE	
JP 58084462 A	20-05-1983	NONE	